Datasheet4U Logo Datasheet4U.com

DM74LS502 - 8-Bit Successive Approximation Register

📥 Download Datasheet

Preview of DM74LS502 PDF
datasheet Preview Page 2 datasheet Preview Page 3

DM74LS502 Product details

Description

The LS502 is an 8-bit register with the interstage logic necessary to perform serial-to-parallel conversion and provide an active LOW Conversion Complete (CC) signal coincident with storage of the eighth bit An active LOW Start (S) input performs synchronous initialization which forces Q7 LOW and all other outputs HIGH Subsequent clocks shift this Q7 LOW signal downstream which simultaneously backfills the register such that the first serial data (D input) bit is stored in Q7 the second bit in Q

Features

Other Datasheets by National Semiconductor
Published: |